

Mixed-Signal Neural Network Inference Processor in 28-nm

Injun Choi and Minkyu Je

School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST)

E-mail : injunchoi@kaist.ac.kr and mkje@kaist.ac.kr



Fig. 1. Comparison of power consumption between analog and digital circuits according to SNR requirements [1].

Fig. 2. (a) Conventional CIM Architecture; (b) Memory access reduction [2]

[1] B. Murmann, IEEE Transactions on VLSI Systems, Vol. 29, Jan. 2021

[2] Zheyu Liu et al., IEEE Transactions on Circuits and Systems I, Vol. 67, Sep. 2020



Fig. 3. Overall architecture

OFF Chip TEST Platform



Fig. 4. SAR ADC with calibration logic for the proposed neural network architecture.



Acknowledgement: The chip fabrication was supported by the IC Design Education Center(IDEC), Korea.

